Scan barcode
76 pages • missing pub info (editions)
ISBN/UID: 9783659180767
Format: Paperback
Language: English
Publisher: LAP Lambert Academic Publishing
Publication date: 18 July 2012
Description
The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation...
Community Reviews
Content Warnings
76 pages • missing pub info (editions)
ISBN/UID: 9783659180767
Format: Paperback
Language: English
Publisher: LAP Lambert Academic Publishing
Publication date: 18 July 2012
Description
The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation...