Test Vector Reordering Method for Low Power Testing by K. Paramasivam, K. Gunavathi

Test Vector Reordering Method for Low Power Testing

K. Paramasivam, K. Gunavathi

76 pages missing pub info (editions)

nonfiction art technology
Powered by AI (Beta)
Loading...

Description

The book investigates test vector reordering algorithm for minimizing the power dissipation during testing of VLSI circuits. Testing plays a key role in design flow and is the major challenging task for design and test engineers. Power dissipation...

Read more

Community Reviews

Loading...

Content Warnings

Loading...