Hierarchical Modeling for VLSI Circuit Testing by Debashis Bhattacharya, John P. Hayes

160 pages missing pub info (editions)

nonfiction computer science design informative medium-paced
Powered by AI (Beta)
Loading...

Description

Test generation is one of the most difficult tasks facing the designer of complex VLSI-based digital systems. Much of this difficulty is attributable to the almost universal use in testing of low, gate-level circuit and fault models that predate i...

Read more

Community Reviews

Loading...

Content Warnings

Loading...